

Austin 13" Schematics Document

Vinafix.com

Ivy Bridge ULV Panther Point

2013-02-26

REV : A00

DY : None Installed



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Cover Page

Size
A3

Document Number

Austin 13

Rev

A00

Date: Tuesday, February 26, 2013

Sheet 1 of 106


Austin 13 Block Diagram

Project Code: **91.4LA01.001**

PCB P/N : **12275**

Revision : **A00**

Vinafix.com



CHARGER	
ISL88731CHRTZ	40
INPUTS	OUTPUTS
AD+	BT+
SYSTEM DC/DC	
TPS51125RGER	41
INPUTS	OUTPUTS
DCBATOUT	5V_PWR_2 +3.3V_ALW2 +5V_ALW +3.3V_ALW +15V_ALW
CPU DC/DC	
VT1318+VT1323	42, 43
INPUTS	OUTPUTS
+5V_ALW	VCC_CORE
GFX DC/DC	
VT1318+VT1323	44
INPUTS	OUTPUTS
+5V_ALW	VCC_GFXCORE
SYSTEM DC/DC	
VT386+RT8085	
INPUTS	OUTPUTS
+5V_ALW	+1.05V_RUN_VTT +3.3V_ALW
+1.05V_RUN_VTT	+1.05V_M
SYSTEM DC/DC	
RT8207	
INPUTS	OUTPUTS
DCBATOUT	+1.35V_MEM +0.675_DDR_VTT +V_DDR_REF
SYSTEM DC/DC	
RT8068A	47
INPUTS	OUTPUTS
+3.3V_ALW	+1.8V_RUN
SYSTEM DC/DC	
APL5930	47
INPUTS	OUTPUTS
+3.3V_ALW	+1.5V_RUN
SYSTEM DC/DC	
SY8037	48
INPUTS	OUTPUTS
+5V_ALW	+VCC_SA
INPUTS	
INPUTS	OUTPUTS
Switches	
INPUTS	OUTPUTS
+1.35V_MEM +5V_ALW +3.3V_ALW +1.05V_N +3.3V_ALW +3.3V_ALW +5V_ALW	+1.35V_CPU_VDDQ +5V_RUN +3.3V_RUN +1.05V_RUN +3.3V_N +3.3V_PCH +5V_ALW_PCH
PCB LAYER	
L1:Top L2:GND L3:Signal L4:Signal	L5:GND L6:Bottom

<Core Design>

PCH Strapping

Name	Schematics Notes
SPKR	The signal has a weak internal pull-down. If the signal is sampled high, this indicates that the system is strapped to the "No Reboot" mode (Panther Point will disable the TCO Timer system reboot feature).
INIT3_3V#	Weak internal pull-up. Leave as "No Connect".
INTVRMEN	Integrated 1 V VRMs is enabled when high, External when low.
GNT3#/GPIO55 GNT2#/GPIO53 GNT1#/GPIO51	GNT[3:0]# functionality is not available on Mobile. Mobile: Used as GPIO only Pull-up resistors are not required on these signals. If pull-ups are used, they should be tied to the Vcc3_3power rail.
DF_TVS	DF_TVS needs to be pulled up to VccDFTERM power rail through 2.2 kOhms ±5% resistor.
HAD_DOCK_EN# /GPIO[33]	This signal controls the external Intel HD Audio docking isolation logic. This is an active-low-signal. When deasserted the external docking switch is in isolate mode. When asserted the external docking switch electrically connects the Intel HD Audio dock signals to the corresponding Panther Point signals. This signal can instead be used as GPIO33.
HDA_SDO	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
HDA_SYNC	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
GPIO15	Low (0) Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality High (1) Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality

Power Plane

Power Plane	Voltage	Actice Status	Description
+5V_RUN +3.3V_RUN +1.8V_RUN +1.5V_RUN +1.05V_RUN_VTT +1.05V_M +VCC_SA +VCC_CORE +VCC GFXCORE	5V 3.3V 1.8V 1.5V 1.05V 1.05V 0.75V~0.9V 0.3V to 1.3V 0 to 1.25V	S0	CPU Core Rail Graphics Core Rail
+1.35V_MEM +0.675V_DDR_VTT	1.5V 0.75V	S3	
BT+ DCBATOUT +15V_ALW +5V_ALW +3.3V_ALW	6V~14.1V 6V~14.1V 15V 5V 3.3V	All S states	AC Brick Mode only
+3.3V_LAN	3.3V	WOL_EN	Legacy WOL
+3.3V_ALW2	3.3V	DSW, Sx	ON for supporting Deep Sleep states
RTC_AUX_S5	3.3V	G3, Sx	Powered by Li Coin Cell in G3 and +V3ALW in Sx

Sandy & Ivy Bridge Compatibility

Pin Name	Configuration	Schematic Notes
DDR3 VREF	Sandy Bridge + Ivy Bridge	DDR3 VREF, M1 and M3 function are required.
	Ivy Bridge	No change.
PROC_SELECT# & DF_TVS	Sandy Bridge + Ivy Bridge	Connect DF_TVS signal of the PCH to PROC_SELECT# of the processor through a 1K±5% series resistor. PROC_SELECT# also needs a 2.2K±5% pull up resistor to PCH VccDFTERM rail.
	Ivy Bridge	No change.
VCCIO_SEL	Sandy Bridge + Ivy Bridge	The POR for Ivy Bridge mobile parts is now 1.05 V. There is no longer a need for a separate VR for the processor at 1.0 V and the PCH at 1.05 V. A single VR may be shared for both.
	Ivy Bridge	No change.
VCCSA_VID[0:1]	Sandy Bridge + Ivy Bridge	VCCSA[0:1] are the select pin of VCCSA's power control.
	Ivy Bridge	No change.

Processor Strapping

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value	POP Value
CFG[2]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1	1
CFG[4]		1: Disabled - No Physical Display Port attached to Embedded DisplayPort. 0: Enabled - An external Display Port device is connectd to the EMBEDDED display Port	1	1
CFG[6:5]	PCI-Express Port Bifurcation Straps	11: 1x16 PCI Express 10: 2 x8 - PCI Express 01: Reserved 00: 1x8, 2x4 PCI Express	11	11

USB Table

Pair	Device
0	USB0(Left side-HDMI/B)
1	USB1(Right side-IO/B, for USB3.0)
2	USB2(Right side-IO/B, for USB3.0)
3	NC
4	WLAN
5	WWAN
6	NC
7	NC
8	NC
9	NC
10	NC
11	NC
12	CAMERA
13	NC

PCIE Table

PCIE	
Lane	Device
1	NC
2	WLAN
3	NC
4	NC
5	NC
6	Card Reader
7	Onboard LAN
8	NC

SATA Table

SATA	
Pair	Device
0	HDD1
1	mSATA
2	NC
3	NC
4	NC
5	NC

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Table of Content			
Size A3	Document Number Austin 13		Rev A00
Date: Tuesday, February 26, 2013		Sheet 3 of	106


Vinafix.com

Layout Note:
Signal Routing Guideline:
PEG_ICOMPO keep W/S=12/15 mils and routing length less than 500 mils.
PEG_ICOMPI & PEG_RCOMP keep W/S=4/15 mils and routing length less than 500 mils.


Layout Note:
DMI trace length 2000~8000mil

Layout Note:
FDI trace length 2000~6500mil


Layout Note:
Signal Routing Guideline:
EDP_ICOMPO keep W/S=12/15 mils and routing length less than 500 mils.
EDP_COMPIO keep W/S=4/15 mils and routing length less than 500 mils.



SSID = CPU⁵




SSID = CPU



SSID = CPU


Vinafix.com



PEG Static Lane Reversal	
CFG[2]	1: Normal Operation; Lane # definition matches socket pin map definition 0: Lane Reversed

PCIe Port Bifurcation Straps	
CFG[6:5]	11: 1x16 PCI Express 10: 2 x8 - PCI Express 01: Reserved 00: 1x8, 2x4 PCI Express

<Core Design>



Voltage Rail	Voltage(V)	Iccmax(A)
VCC_CORE(ULV)	0.3-1.52	33
VAXG(ULV)	0-1.52	33
VCCIO	1.05	8.5
VDDIO	1.5	5
VCCSA	0.9	4
VCCPLL	1.8	1.2

VCCIO Output Decoupling Recommendation:
330u x 2(Remove)
10u x 10(0603)
1u x 26(0402)

VCCQ Output Decoupling Recommendation:
1u x 1(0402)

VCC Output Decoupling Recommendation:
1.9m ohm loadline design:(for SV)
470u x 4(Remove)
22u x 20(0805)
2.2u x 35(0402)

2.9m ohm loadline design:(for ULV/LV)
330u x 3(Remove)
22u x 12(0805)
2.2u x 16(0402)



```
VCCAUX Output Decoupling Recommendations:
3.9m ohm loadline design:(for GT2)
470u x 2(remove)
22u x 6(0805)
10u x 6(0603)
1u x 11(0402)

4.6m ohm loadline design:(for GT1)
330u x 2(remove)
22u x 5(0805)
10u x 6(0603)
1u x 6(0402)
```

```
4.6m ohm loadline design:(for GT1)
330u x 2(remove)
22u x 5(0805)
10u x 6(0603)
1u x 6(0402)
```

VCCSA Output Decoupling Recommendation:
330u x 1(Remove)
10u x 5(0603)
1u x 5(0402)

(42) VCC_AXG_SENSE
(42) VSS_AXG_SENSE



R904
100R2F-L1-GP-U

+1.8V_RUN 1.2A

IVY-BRIDGE-GP-NF
71.00IVY.A0U



+V_SM_VREF_CNT should have 10 mil trace width

+V_SM_VREF_CNT

+DIMM0_1_VREF_CPU

+DIMM0_1_CA_CPU

Voltage Rail	Voltage(V)	Iccmax(A)
VCC_CORE(ULV)	0.3-1.52	33
VAXG(ULV)	0-1.52	33
VCCIO	1.05	8.5
VDDQ	1.5	5
VCCSA	0.9	6
VCCPLL	1.8	1.2

1 uf x10



VDDQ Output Decoupling Recommendation:
330u x 1(Remove)
10u x 8(0603)
1u x 10(0402)

VCCDQ Output Decoupling Recommendation:
1u x 1(0402)

For S3 reduction circuit's 1d5V return pass.

VCCSA Power Select		
Voltage (V)	VID[0]	VID[1]
0.9	0	0
0.85	0	1
0.775	1	0
0.75	1	1

SSID = CPU




(Blanking)



SSID = MEMORY

Vinafix.com



M3 Circuit (Processor Generated SO-DIMM VREF_DQ)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

DDRM1 & M3 solution

Size
A3

Document Number

Austin 13

Rev

A00


Date: Tuesday, February 26, 2013

Sheet 12 of 106


(Blanking)



SSID = MEMORY







Note:
SA0_DIM0 = 0, SA1_DIM0 = 0
SO-DIMMA SPD Address is 0xA0
SO-DIMMA TS Address is 0x30



```
Populate R1406, De-Populate R1405 for Intel DDR3
VREFDQ multiple methods M1
Populate R1405, De-Populate R1406 for Intel DDR3
VREFDQ multiple methods M3
```

SSID = MEMORY



```
Populate R1504, De-Populate R1505 for Intel DDR3
VREFDQ multiple methods M1
PopulateRR1505, De-Populate R1504 for Intel DDR3
VREFDQ multiple methods M3
```

Vinafix.com

(Blanking)



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


Reserved

Size	Document Number	Rev
A3	Austin 13	A00

Date: Tuesday, February 26, 2013	Sheet 16 of 106
----------------------------------	-----------------

SSID = PCH

Vinafix.com




<Core Design>

Vinafix.com


USB3.0/2.0 Mapping Table

USB 3.0 Port	USB 2.0 port
Port 1	Port 0
Port 2	Port 1
Port 3	Port 2
Port 4	Port 3



Layout Note:
Trace Length :
PCH ~9000mil~~Cap~~1000mil~~CONN




Boot Bios Strap		
GNT1#/GPIO51	SATA1GP/GPIO19	Boot BIOS Location
0	0	LPC
0	1	Reserved
1	0	Reserved
1	1	SPI(Default)



A16 Swap Override jumper	
PCI_GNT#3	Low = A16 swap override/Top-Block Swap Override enabled High = Default



USB2.0 Signal Group





USB Table

Pair	Device
0	USB0(Left side-HDMI/B)
1	USB1(Right side-IO/B, for USB3.0)
2	USB2(Right side-IO/B, for USB3.0)
3	NC
4	WLAN
5	WWAN
6	NC
7	NC
8	NC
9	NC
10	NC
11	NC
12	CAMERA
13	NC

1. USB Ext. port 9 (HS) External debug port use on Chief River platform.
2. 2011 July; Microsoft will support USB3.0 debug--> Port1 useable.

Layout Note:

1. USBRBIAS/# use 50ohm single-ended impedance spacing to other signal=15mil
2. Length < 500mil



<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (PCI/USB/NVRAM)**




Size A3 Document Number **Austin 13** Rev **A00**

Date: Tuesday, February 26, 2013 Sheet 18 of 106

SSID = PCH




Layout Note:

DMI_ZCOMP keep W=4 mils and routing length less than 500 mils.
DMI_IRCOMP keep W=4 mils and routing length less than 500 mils.



Sequence:
S0_PWR_GOOD after PM_SLP_S3# delay 200 ms


System Power Management




<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



Title			PCH (DM I/FDI/PM)	
Size	Document Number	Rev		
A3	Austin 13	A00		
Date:	Tuesday, February 26, 2013	Sheet	19	of 106



SSID = PCH






SSID = PCH




Note: PCH has internal pull up 20k ohm on E3_PAID_TS_DET#(GPIO27)

SLP_ME_CSW_DEV# PULL ON DIE VR ENABLE	
ENABLED	HIGH (DEFAULT)
DISABLED	LOW



	TPM_ID0	TPM_ID1
No TPM, No China TPM	0	1
TPM	1	1
TBD		



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

PCH (GPIO/CPU)

Size

Document Num

Austin 13

Date: Tuesday, February 26, 2013



Sheet

22

Rev
A00

106

SSID = PCH



Refer to chipset EDS V.0.7

Voltage Rail	Voltage(V)	Iccmax(A)
V_PROC_IO	1.05	0.001
V5REF	5	0.001
V5REF_Sus	5	0.001
Vcc3_3	3.3	0.228
VccADAC	3.3	0.063
VccADPLLA	1.05	0.08
VccADPLLB	1.05	0.08
VccCore	1.05	1.7
VccDMI	1.1	0.047
VccIO	1.05	3.711
VccASW	1.05	0.903
VccSPI	3.3	0.01
VccDSW3_3	3.3	0.001
VccDFTTERM	1.8	0.002
VccRTC	3.3	6uA
VccSus3_3	3.3	0.095
VccSusHDA	3.3	0.01
VccVRM	1.5	0.167
VccClkDMI	1.05	0.07
VccSSC	1.05	0.095
VccDIFPCLKN	1.05	0.055
VccALVDS	3.3	0.001
VccTX_LVDS	1.8	0.04

<Core Design>


DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (POWER1)**

Size: A3 Document Number: **Austin 13** Rev: **A00**



Date: Tuesday, February 26, 2013 Sheet: 23 of 106

SSID = PCH



SSID = PCH


Vinafix.com





<Core Design>

DELL Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title PCH (VSS)		
Size A3	Document Number Austin 13	Rev A00
Date: Tuesday, February 26, 2013 Sheet 25 of 106		

(Blanking)







SSID = AUDIO

Vinafix.com

(Blanking)



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Audio Codec 92HD94

Size	Document Number	Rev
A3	Austin 13	A00

Date: Tuesday, February 26, 2013	Sheet 29 of 106
----------------------------------	-----------------

Vinafix.com

(Blanking)



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title

Reserved

Size	Document Number	Rev
A3	Austin 13	A00
Date: Tuesday, February 26, 2013		Sheet 30 of 106

(Blanking)





(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size	Document Number	Rev
A3	Austin 13	A00

Date: Tuesday, February 26, 2013	Sheet 33 of 106
----------------------------------	-----------------

Vinafix.com

(Blanking)



<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A3	Austin 13		A00
Date: Tuesday, February 26, 2013		Sheet 34 of	106

Vinafix.com

(Blanking)




<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A3	Austin 13		A00
Date:	Tuesday, February 26, 2013	Sheet	35 of 106

SSID = Reset.Suspend

ROSA Run Power





Wistron Corporation
21F, 68, Sec. 1, Hsin Tie Yui Rd., Hsinchu, Taipei Hsin Tie Yui Rd., Hsinchu, R.O.C.

Power Plane Enable

File	Document Number	Rev
Austin 13	A00	
Date: Tuesday, February 26, 2013	Sheet 36 of 106	

SSID = Reset.Suspend

Close to CPU
S3 Power Reduction Circuit Processor VREF_DQ Implementation




<Core Design>


SSID = PWR.Support

Vinafix.com


Batt Connector




Placement: Close to Batt Connector



<Core Design>




H_PROCHOT#	DYN_TUR_CURRNT_SET#
65W	1
90W	0



<Core Design>


```
SSID = CPU.Regulator
```

Volterra's suggestion:
VCC 26x22uF(0805) 1-PHASE VCC
VCCAXG 23x22uF(0805) for 1-PHASE VCCAXG



SSID = CPU.Regulator

Vinafix.com



Layout Note:
Small Cap close IC

<Core Design>


DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **VT1318+1326_CPU_CORE2+1(2/3)**


Size A3	Document Number Austin 13	Rev A00
Date: Tuesday, February 26, 2013	Sheet 43 of	106



VCC_GFXCORE




SSID = PWR.Plane.Regulator_1p35v0p675v




I/P cap: 10U 25V K0805 X5R/ 78.10622.51L
Inductor: PCMC063T-1R5MN/ Id=12A(11.1~13.3m ohm,Qg=7.3nC) 68.1R510.10K
O/P cap: EL330U2V EEP5X0D331ER
330U/2V (ESR:9 mohm ,I rms:3A)
H/S:FDMC8884 NC MLP3.3X3.3
Id=9A(22~30m ohm,Qg=12nC) 84.08884.A37
L/S:FDMC7696 NC MLP3.3X3.3
Id=12A(11.1~13.3m ohm,Qg=7.3nC) 84.07696.037

SSID = PWR.Plane.Regulator_1p8v



SSID = PWR.Plane.Regulator_1p5v




<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title
RT8068A 1D8V S0/APL5930 1D5V
Size A3 Document Number
Austin 13
Date: Tuesday, February 26, 2013 Sheet 47 of 106 Rev **A00**

SSID = PWR.Plane.Regulator_vccsa



VID0	VID1	VCCSA ULV
L	L	0.9V
L	H	0.85V
H	L	0.775V
H	H	0.75V


Design Current =4 A
6.6A<OCP< 7.8A



(Blanking)



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

A3

Document Number

Austin 13

Date: Tuesday, February 26, 2013

Sheet 50 of 106


Rev

A00


SSID = VIDEO

HDMI & HDMI CONNECTOR

Hot plug



HDMI DDC



<Core Design>

Vinafix.com

(Blanking)



<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A3	Austin 13		A00
Date: Tuesday, February 26, 2013		Sheet 52 of 106	1

(Blanking)



Vinafix.com

(Blanking)




<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A3	Austin 13		A00
Date: Tuesday, February 26, 2013		Sheet 54 of 106	1

(Blanking)



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


ITP/Fan Connector

Size	Document Number	Rev
A3	Austin 13	A00

Date: Tuesday, February 26, 2013	Sheet 55 of 106
----------------------------------	-----------------

SSID = SATA

SATA HDD Connector



Pin name	Function
S1	Ground
S2	A+
S3	A-
S4	Ground
S5	B-
S6	B+
S7	Ground
P1	3.3V power
P2	3.3V power
P3	3.3V power
P4	Ground
P5	Ground
P6	Ground
P7	5V power
P8	5V power
P9	5V power
P10	Ground
P11	Reserved
P12	Ground
P13	12V power
P14	12V power
P15	12V power

Reserve for FFS INT pin

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			Rev
HDD/ODD			A00
Size A3	Document Number Austin 13		Rev A00
Date: Tuesday, February 26, 2013	Sheet 56	of 106	

Vinafix.com



(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

ESATA

Size

A3

Document Number

Austin 13

Rev

A00


Date: Tuesday, February 26, 2013

Sheet 57 of 106

(Blanking)



(Blanking)



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Magnetic/RJ45

Size

A3

Document Number

Austin 13


Rev

A00


Date: Tuesday, February 26, 2013

Sheet 59 of 106

SSID = Flash.ROM



SSID = RBATT



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Flash/RTC

Size
A3

Document Number

Austin 13

Rev
A00

Date: Tuesday, February 26, 2013

Sheet 60 of 106

(Blanking)



(Blanking)




(Blanking)



(Blanking)





(Blanking)



Mini Card Connector(WWAN)

Figure 1: Schematic diagram of the proposed 3D-VLSI architecture. The diagram illustrates a 3D stack of four layers. The top layer is labeled "3D3V_WWAN_AOAC" and contains a "3D3V_WWAN_AOAC" block. The second layer contains a "3D3V_WWAN_AOAC" block. The third layer contains a "3D3V_WWAN_AOAC" block. The bottom layer contains a "3D3V_WWAN_AOAC" block. The diagram also shows a "3D3V_WWAN_AOAC" block in the middle layer. The diagram is labeled "3D3V_WWAN_AOAC" and "3D3V_WWAN_AOAC".

[illegible][illegible]

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title WWAN CONN/SIM SOCKET			
Size A2	Document Number Austin 13	Rev A00	
Date: Tuesday, February 26, 2013		Sheet 66	of 106

(Blanking)




<Core Design>


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A4	Austin 13		A00
Date: Tuesday, February 26, 2013		Sheet 67 of	106

SSID = KBC

KBC SMSC ECE1117




Internal Keyboard Connector




PIN No.	Description
1	Diag_Loop=GPIO_1(TPC)
2	KS[7] = KBD S8
3	KS[6] = KBD S7
4	KS[4] = KBD S5
5	KS[2] = KBD S3
6	KS[5] = KBD S6
7	KS[1] = KBD S2
8	KS[3] = KBD S4
9	KS[0] = KBD S1
10	KSO[5] = KBD D6
11	KSO[4] = KBD D5
12	KSO[7] = KBD D8
13	KSO[6] = KBD D7
14	KSO[8] = KBD D9
15	KSO[3] = KBD D4
16	KSO[1] = KBD D2
17	KSO[2] = KBD D3
18	KSO[0] = KBD D1
19	KSO[12] = KBD D13
20	KSO[13] = KBD D14
21	KSO[14] = KBD D15
22	KSO[9] = KBD D10
23	KSO[11] = KBD D12
24	KSO[10] = KBD D11
25	CapsLock LED
26	N/C
27	N/C
28	N/C
29	N/C
30	GND

SSID = Touch.Pad

TouchPad Connector



KB Backlight Connector




MB CONN. (FFC)

Pin	Signal
Pin1	+5V_KB_BL
Pin2	KB_LED_DET_C
Pin3	NC
Pin4	KB_BL_CTRL#

CAP LED CONTROL

High Active from KBC GPIO.



DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.




Hall Sensor

Rev


Sheet 70 of 106

SSID = DEBUG PORT

Debug Connector



CPU XDP



Vinafix.com

(Blanking)



<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A3	Austin 13		A00
Date:	Tuesday, February 26, 2013	Sheet	72 of 106

Vinafix.com

(Blanking)




<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A3	Austin 13		A00
Date:	Tuesday, February 26, 2013	Sheet	73 of 106


SD CONN

Vinafix.com

SD/MMC Card Connector



Layout Note: Close to Card Reader CONN



<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Card Reader CONN			
Title		Rev	
Size A4		Document Number	
Date: Tuesday, February 26, 2013		Sheet 74 of 106	




		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title _____			
(Reserved)			
Size A3	Document Number Austin 13	Rev A00	
Date: Tuesday, February 26, 2013		Sheet 75	of 106

(Blanking)



SSID = TPM

TPM Chip



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

[illegible]**TPM/TCM**

Size	Custom
------	--------

Document Number

Austin 13

Rev	400
-----	-----

Date: Tuesday, February 26, 2013

Sheet 77 of 106



Vinafix.com

(Blanking)



<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A3	Austin 13		A00
Date:	Tuesday, February 26, 2013		Sheet 80 of 106

Vinafix.com

(Blanking)




<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A3	Austin 13		A00
Date: Tuesday, February 26, 2013		Sheet 81 of 106	1


SSID = User.Interface

Vinafix.com

IO BD CONN



HDMI BD CONN



CRT Bus


GND 18 pins
Power 17 pins

<Core Design>


DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
IO Board Connector			
Size	Document Number	Rev	
A3	Austin 13	A00	
Date:	Tuesday, February 26, 2013	Sheet	82 of 106

Vinafix.com



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A3

Document Number

Austin 13

Rev

A00

Date: Tuesday, February 26, 2013

Sheet 83 of 106

Vinafix.com

(Blanking)



<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size	Document Number	Rev
A3	Austin 13	A00

Date: Tuesday, February 26, 2013	Sheet 84 of 106
----------------------------------	-----------------

Vinafix.com

(Blanking)



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A3

Document Number

Austin 13

Date:

Tuesday, February 26, 2013

Rev

A00

Sheet

85

 of

106

(Blanking)



Vinafix.com

(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A3	Austin 13		A00
Date: Tuesday, February 26, 2013		Sheet 87 of	106

Vinafix.com

(Blanking)



<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A3	Austin 13		A00
Date:	Tuesday, February 26, 2013	Sheet	88 of 106

(Blanking)



(Blanking)



(Blanking)





(Blanking)



Vinafix.com

(Blanking)



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
Reserved			
Size	Document Number		Rev
	Austin 13		A00
Date:	Tuesday, February 26, 2013	Sheet 94 of	106

Vinafix.com

(Blanking)



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Austin 13

Date: Tuesday, February 26, 2013




Reserved

Rev
A00


Sheet 95 of 106

(Blanking)







H16,H17 GNDPADSR197_99-S
H18,H19,H20 GNDPADS79X119-NP




EMI Request



(49.82) AUD_MIC_CLK
(49.82) AUD_MIC_IN0
(17.49) LVDS_DDC_DATA_R
(17.49) LVDS_DDC_CLK_R

RF Request



<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

File: **UNUSED PARTS/EMI Capacitors**

Size A3	Document Number Austin 13	Rev A00
Date: Tuesday, February 26, 2013	Sheet 97 of 106	

Cheif River Platform Power Sequence

(AC mode)

red word: KBC GPIO


Within logic high level and disable if it is less than the logic low level.

VREF_Bus must be powered up before Vcore1, or after Vcore1,3 within 0.7 V. Also, VREF_Bus must power down after Vcore1,3, or before Vcore1,3 within 0.7 V.

Not floating.

Press the power button status

This signal has no internal pull-up resistor and has an interval it no de-bounce on the input.




(DC mode)

red word: KBC GPIO


Press the power button status

VREF_Bus must be powered up before Vcore1,3, or after Vcore1,3 within 0.7 V. Also, VREF_Bus must power down after Vcore1,3, or before Vcore1,3 within 0.7 V.

This signal represents the power good for all the non-CPU and non-graphic power rails.




Wistron HURON RIVER POWER UP SEQUENCE DIAGRAM




Power Up Sequence: -8 ~ 13


Thermal
EMC4021




SMBus Block Diagram



Thermal Block Diagram



Audio Block Diagram



[illegible]

[illegible]

AUSTIN CLK Block Diagram⁴

